INTRODUCTION
Many systems require that the primary source of DC power be converted to other voltages. Battery driven circuitry is an obvious candidate. The 6V or 12V cell in a laptop computer must be converted to different potentials needed for memory, disc drives, display and operating logic. In theory, AC line powered systems should not need DC/DC converters because the implied power transformer can be equipped with multiple secondaries. In practice, economics, noise requirements, supply bus distribution problems and other constraints often make DC/DC conversion preferable. A common example is logic dominated, 5V powered systems utilizing ±15V driven analog components.
The range of applications for DC/DC converters is large, with many variations. Interest in converters is commensurately quite high. Increased use of single supply powered systems, stiffening performance requirements and battery operation have increased converter usage.
Historically, effi ciency and size have received heavy emphasis. In fact, these parameters can be signifi cant, but often are of secondary importance. A possible reason behind the continued and overwhelming attention to size and effi ciency in converters proves surprising. Simply put, these parameters are (within limits) relatively easy to achieve! Size and effi ciency advantages have their place, but other system-oriented problems also need treatment. Low quiescent current, wide ranges of allowable inputs, substantial reductions in wideband output noise and cost effectiveness are important issues. One very important converter class, the 5V to ±15V type, stresses size and effi ciency with little emphasis towards parameters such as output noise. This is particularly signifi cant because wideband output noise is a frequently encountered problem with this type of converter. In the best case, the output noise mandates careful board layout and grounding schemes.
In the worst case, the noise precludes analog circuitry from achieving desired performance levels (for further discussion see Appendix A, "The 5V to ±15V Converter -A Special Case"). The 5V to ±15V DC/DC conversion requirement is ubiquitous, and presents a good starting point for a study of DC/DC converters.
5V TO ±15V CONVERTER CIRCUITS
Low Noise 5V to ±15V Converter Figure 1 's design supplies a ±15V output from a 5V input. Wideband output noise measures 200 microvolts peakto-peak, a 100× reduction over typical designs. Effi ciency at 250mA output is 60%, about 5% to 10% lower than conventional types. The circuit achieves its low noise performance by minimizing high speed harmonic content in the power switching stage. This forces the effi ciency trade-off noted, but the penalty is small compared to the benefi t.
The 74C14 based 30kHz oscillator is divided into a 15kHz 2-phase clock by the 74C74 fl ip-fl op. The 74C02 gates and 10k-0.001μF delays condition this 2-phase clock into nonoverlapping, 2-phase drive at the emitters of Q1 and Q2 (Figure 2 , Traces A and B, respectively). These transistors provide level shifting to drive emitter followers Q3-Q4. The Q3-Q4 emitters see 100Ω-0.003μF fi lters, slowing drive to output MOSFETs Q5-Q6. The fi lter's effects appear at the gates of Q5 and Q6 (Traces C and D, respectively). Q5 and Q6 are source followers, instead of the conventional common source connection. This limits transformer rise time to the gate terminals fi ltered slew rate, resulting in AN29-2 an32f well controlled waveforms at the sources of Q5 and Q6 (Traces E and F, respectively) . L1 sees complimentary, slew limited drive, eliminating the high speed harmonics normally associated with this type converter. L1's output is rectifi ed, fi ltered and regulated to obtain the fi nal output. The 470Ω-0.001μF damper in L1's output maintains loading during switching, aiding low noise performance. The ferrite beads in the gate leads eliminate parasitic RF oscillations associated with follower confi gurations.
The source follower confi guration eases controlling L1's edge rise times, but complicates gate biasing. Special provisions are required to get the MOSFETs fully turned on and off. Source follower connected Q5 and Q6 require voltage overdrive at the gates to saturate. The 5V primary supply cannot provide the specifi ed 10V gate -channel bias required for saturation. Similarly, the gates must be pulled well below ground to turn the MOSFETs off. This is so because L1's behavior pulls the sources negative when the devices turn off. Turn-off bias is bootstrapped from the negative side of Q6's source waveform. D1 and the 22μF capacitor produce a -4V potential for Q3 and Q4 to pull down to. Turn-on bias is generated by a 2-stage Capacitor Voltage Converters -How They Work"). The LT1054 confi guration, set up as a voltage doubler, initially provides about 9V boost to point "A" at turn-on. When the converter starts running L1 produces output ("Turbo Boost" on schematic) at windings 4-6 which is rectifi ed by D2, raising the LT1054's input voltage. This further raises point "A" to the 17V potential noted on the schematic.
These internally generated voltages allow Q5 and Q6 to receive proper drive, minimizing losses despite their source follower connection. Figure 3 , an AC-coupled trace of the 15V converter output, shows 200μV P-P noise at full power (250mA output). The -15V output shows nearly identical characteristics. Switching artifacts are comparable in amplitude to the linear regulators noise. Further reduction in switching based noise is possible by slowing Q5 and Q6 rise times. This, however, necessitates reducing clock rate and increasing non-overlap time to maintain available output power and effi ciency. The arrangement shown represents a favorable compromise between output noise, available output power, and effi ciency. less than 30μV of output noise. This is almost 7× lower than the previous circuit and approaches a 1000× improvement over conventional designs. The trade off is effi ciency and complexity.
A1 is set up as a 16kHz Wein bridge oscillator. The single power supply requires biasing to prevent A1's output from saturating at the ground rail. This bias is established by returning the undriven end of the Wein network to a DC potential derived from the LT1009 reference. A1's output is a pure sine wave ( Figure 5 , Trace A) biased off ground. A1's gain must be controlled to maintain sine wave output. A2 does this by comparing A1's rectifi ed and fi ltered positive output peaks with an LT1009 derived DC reference. A2's output, biasing Q1, servo controls A1's gain. The 0.22μF capacitor frequency compensates the loop, and the thermally mated diodes minimize errors due to rectifi er temperature drift. These provisions fi x A1's AC and DC output terms against supply and temperature changes.
A1's output is AC coupled to A3. The 2k -820Ω divider re-biases the sine wave, centering it inside A3's input common mode range even with supply shifts. A3 drives a power stage, Q2-Q5. The stages common emitter outputs and biasing permit 1V RMS (3V P-P ) transformer drive, even at V SUPPLY = 4.5V. At full converter output loading the stage delivers 3 ampere peaks but the waveform is clean (Trace B), with low distortion (Trace C). The 330μF coupling capacitor strips DC and L3 sees pure AC. Feedback to A3 is taken at the Q4-Q5 collectors. The 0.1μF unit at this point suppresses local oscillations. L3's secondary RC network adds additional high frequency damping.
Without control of quiescent current the power stage will encounter thermal runaway and destroy itself. A4 measures DC output current across Q5's emitter resistor and servo controls Q6 to fi x quiescent current. A divided portion of the LT1009 reference sets the servo point at A4's negative input and the 0.33μF feedback capacitor stabilizes the loop.
L3's rectifi ed and fi ltered outputs are applied to regulators designed for low noise. A5 and A7 amplify the LT1021's fi ltered 10V output up to 15V. A6 and A8 provide the -15V output. The LT1021 and amplifi ers give better noise performance than three terminal regulators. The Zener-resistor network clips overvoltages due to start-up transients. L1 and L2 combine with their respective output capacitors to aid low noise characteristics. These inductors are outside the feedback loop, but their low copper resistance does not signifi cantly degrade regulation. Trace D, the 15V output at full load, shows less than 30μV (2ppm) of noise.
The most signifi cant trade-off in this design is effi ciency. The sine wave transformer drive forces substantial power loss. At full output (75mA), effi ciency is only 30%.
Before use, the circuit should be trimmed for lowest distortion (typically 1%) in the sine wave delivered to L3. This trim is made by selecting the indicated value at A1's negative input. The 270Ω value shown is nominal, with a typical variance of ±25%. The sine wave's 16kHz frequency is a compromise between the op amps available gain bandwidth, magnetics size, audible noise, and minimization of wideband harmonics.
Single Inductor 5V to ±15V Converter
Simplicity and economy are another dimension in 5V to ±15V conversion. The transformer in these converters is usually the most expensive component. Figure 6 's unusual drive scheme allows a single, 2-terminal inductor to replace the usual transformer at signifi cant cost savings. Tradeoffs include loss of galvanic isolation between input and output and lower power output. Additionally, the regulation technique employed causes about 50mV of clock related output ripple.
The circuit functions by periodically and alternately allowing each end of the inductor to fl yback. The resultant positive and negative peaks are rectifi ed and fi ltered. Regulation is obtained by controlling the number of fl yback events during the respective output's fl yback interval.
The leftmost logic inverter produces a 20kHz clock (Trace A, Figure 7 ) which feeds a logic network composed of additional inverters, diodes and the 74C90 decade counter. The counter output (Trace B) combines with the logic network to present alternately phased clock bursts (Traces C and D) to the base resistors of Q1 and Q2. When φ1 (Trace B) is unclocked it resides in its high state, biasing Q2 and Q4 on. Q4's collector effectively grounds the "bottom" of L1 (Trace H). During this interval φ2 (Trace A) puts clock bursts into Q1's base resistor. If the -15V output is too low servo comparator C1A's output (Trace E) is high, and Q1's base can receive pulsed bias. If the converse is true the comparator will be low, and the bias gated away via Q1's base diode. When Q1 is able to bias, Q3 switches, resulting in negative going fl yback events at the "top" of L1 (Trace G). These events are rectifi ed and fi ltered to produce the -15V output. C1A regulates by controlling the number of clock pulses that switch the Q1-Q3 pair. The LT1004 serves as a reference. Trace J, the AC-coupled -15V output, shows the effect of C1A's regulating action.
The output stays within a small error window set by C1A's switched control loop. As input voltage and loading conditions change C1A adjusts the number of clock pulses allowed to bias Q1-Q3, maintaining loop control.
When the φ1 and φ2 signals reverse state the operating sequence reverses. Q3's collector (Trace G) is pulled high with Q2-Q4 switching controlled by C1B's servo action. Operating waveforms are similar to the previous case. Trace F is C1B's output, Trace H is Q4's collector (L1's "bottom") and Trace I is the AC-coupled 15V output. Although the two regulating loops share the same inductor they operate independently, and asymmetrical output loading is not deleterious. The inductor sees irregularly spaced shots of current (Trace K), but is unaffected by its multiplexed operation. Clamp diodes prevent reverse biasing of Q3 and Q4 during transient conditions. The circuit provides ±25mA of regulated power at 60% effi ciency.
Low Quiescent Current 5V to ±15V Converter
A fi nal area in 5V to ±15V converter design is reduction of quiescent current. Typical units pull 100mA to 150mA of quiescent current, unacceptable in many low power systems. 
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an32f Figure 8 's design supplies ±15V outputs at 100mA while consuming only 10mA quiescent current. The LT1070 switching regulator (for a complete description of this device, see Appendix C, "Physiology of the LT1070") drives L1 in fl yback mode. A damper network clamps excessive fl yback voltages. Flyback events at L1's secondary are half-wave rectifi ed and fi ltered, producing positive and negative outputs across the 47μF capacitors. The positive 16V output is regulated by a simple loop. Comparator C1A balances a sample of the positive output with a 2.5V reference obtained from the LT1020. When the 16V output (Trace A, Figure 9 ) is too low, C1A switches (Trace B) high, turning off the 4N46 opto-isolator. Q1 goes off, and the LT1070's control pin (V C ) pulls high (Trace C). This causes full duty cycle 40kHz switching at the V SW pin (Trace D). The resultant energy into L1 forces the 16V output to ramp quickly positive, turning off C1A's output. The 20M value combined with the 4N46's slow response (note the delay between C1A going high and the V C pin rise) gives about 40mV of hysteresis. The LT1070's onoff duty cycle is load dependent, saving signifi cant power when the converter is lightly loaded. This characteristic is largely responsible for the 10mA quiescent current. The opto-isolator preserves the converters input-output isolation. The LT1020, a low quiescent current regulator with low dropout, further regulates the 16V line, giving the 15V output. The linear regulation eliminates the 40mV ripple and improves transient response. The -16V output tends to follow the regulated -16V line, but regulation is poor. The LT1020's auxiliary onboard comparator is compensated to function as an op amp by the RC damper at Pin 5. This amplifi er linearly regulates the -16V line. MOSFET Q2 provides low dropout current boost, sourcing the -15V output. The -15V output is stabilized with the op amp by comparing it with the 2.5V reference via the 500k-3M current summing resistors. 1000pF capacitors frequency compensate each regulating loop. This converter functions well, providing ±15V outputs at 100mA with only 10mA quiescent current. Figure 10 plots effi ciency versus a conventional design over a range of loads. For high loads results are comparable, but the low quiescent circuit is superior at lower current.
A possible problem with this circuit is related to the poor regulation of the -16V line. If the positive output is lightly loaded L1's magnetic fl ux is low. Heavy negative output loading under this condition results in the -16V line falling below its output regulators dropout value. Specifi cally, with no load on the 15V output only 20mA is available from the -15V output. The full 100mA is only available from the -15V output when the 15V output is supplying more than 8mA. This restriction is often acceptable, but some situations may not tolerate it. The optional connection in Figure 8 (shown in dashed lines) corrects the diffi culty. C1B detects the onset of -16V line decay. When this occurs its output pulls low, loading the 16V line to correct the problem. The biasing values given permit correction before the negative linear regulator drops out.
MICROPOWER QUIESCENT CURRENT CONVERTERS
Many battery-powered applications require very wide ranges of power supply output current. Normal conditions require currents in the ampere range, while standby or "sleep" modes draw only microamperes. A typical laptop computer may draw 1 to 2 amperes running while needing only a few hundred microamps for memory when turned off. In theory, any DC/DC converter designed for loop stability under no-load conditions will work. In practice, a converter's relatively large quiescent current may cause unacceptable battery drain during low output current intervals. 
UPDATE
Micropower regulators using Burst Mode operation are available hysteresis window set by R3-R4. Diode clamps prevent V C pin overdrive. Note that the loop oscillation period of 4 to 5 seconds means the R6-C2 time constant at V C is not a signifi cant term. Because the LT1070 spends almost all of the time in shutdown, very little quiescent current (150μA) is drawn. Figure 14 shows the same waveforms with the load increased to 3mA. Loop oscillation frequency increases to keep up with the loads sink current demand. Now, the V C pin waveform (Trace C) begins to take on a fi ltered appearance. This is due to R6-C2's 10ms time constant. If 
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an32f the load continues to increase, loop oscillation frequency will also increase. The R6-C2 time constant, however, is fi xed. Beyond some frequency, R6-C2 must average loop oscillations to DC. Figure 15 shows the same circuit points at 1 ampere loading. Note that the VC pin is at DC, and repetition rate has increased to the LT1070's 40kHz clock frequency. Figure 16 plots what is occurring, with a pleasant surprise. As output current rises, loop oscillation frequency also rises until about 500Hz. At this point the R6-C2 time constant fi lters the V C pin to DC and the LT1070 transitions into "normal" operation. With the V C pin at DC it is convenient to think of A1 and the inverters as a linear error amplifi er with a closed-loop gain set by the R1-R2 feedback divider. In fact, A1 is still duty cycle modulating, but at a rate far above R6-C2's break frequency. The phase error contributed by C1 (which was selected for low loop frequency at low output currents) is dominated by the R6-C2 roll off and the R7-C3 lead into A1. The loop is stable and responds linearly for all loads beyond 80mA. In this high current region the LT1070 is desirably "fooled" into behaving like Figure 11 's circuit.
A formal stability analysis for this circuit is quite complex, but some simplifi cations lend insight into loop operation. At 100μA loading (120kΩ) C1 and the load form a decay time constant exceeding 300 seconds. This is orders of magnitude larger than R7-C3, R6-C2, or the LT1070's 40kHz commutation rate. As a result, C1 dominates the loop. Wideband A1 sees phase shifted feedback, and very low frequency oscillations similar to Figure 13 's occur 1 . Although C1's decay time constant is long, its charge time constant is short because the circuit has low sourcing impedance. This accounts for the ramp nature of the oscillations.
Increased loading reduces the C1 load decay time constant. Figure 16 's plot refl ects this. As loading increases, the loop oscillates at a higher frequency due to C1's decreased decay time. When the load impedance becomes low enough C1's decay time constant ceases to dominate the loop. This point is almost entirely determined by R6 and C2. Once R6 and C2 "take over" as the dominant time constant the loop begins to behave like a linear system. In this region (e.g. above about 75mA, per Figure 16 ) the LT1070 runs continuously at its 40kHz rate. Now, the R7-C3 time constant becomes signifi cant, performing as a simple feedback lead 2 to smooth output response. There is 1 Some layouts may require substantial trace area to A1's inputs. In such cases the optional 10pF capacitor shown ensures clean transitions at A1's output. 
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an32f a fundamental trade-off in the selection of the R7-C3 lead network values. When the converter is running in its linear region they must dominate the DC hysteresis deliberately generated by R3-R4. As such, they have been chosen for the best compromise between output ripple at high load and loop transient response.
Despite the complex dynamics transient response is quite good. Figure 17 shows performance for a step from no load to 1 ampere. When Trace A goes high a 1 ampere load appears across the output (Trace B). Initially, the output sags almost 150mV due to slow loop response time (the R6-C2 pair delay V C pin response). When the LT1070 comes on (signaled by the 40kHz "fuzz" at the bottom extreme of Trace B) response is reasonably quick and surprisingly well behaved considering circuit dynamics. The multi-time constant decay 3 ("rattling" is perhaps more appropriate) is visible as Trace B approaches steady state between the 4th and 5th vertical divisions.
A2 functions as a simple low-battery detector, pulling low when V IN drops below 4.8V. Figure 18 plots effi ciency versus output current. High power effi ciency is similar to standard converters. Low power effi ciency is somewhat better, although poor in the lowest ranges. This is not particularly bothersome, as power loss is very small.
This loop provides a controlled, conditional instability instead of the more usually desirable (and often elusive) unconditional stability. This deliberately introduced characteristic lowers converter quiescent current by a factor of 60 without sacrifi cing high power performance. Although demonstrated in a boost converter, it is readily exportable to other confi gurations. Figure 19a 's step-down (buck mode) confi guration uses the same basic loop with almost no component changes. P-channel MOSFET Q1 is driven from the LT1072 (a low power version of the LT1070) to convert 12V to a 5V output. Q2 and Q3 provide current limiting, while Q4 supplies turn off drive to Q1. the lower output voltage mandates slightly different hysteresis biasing than Figure 12 , accounting for the 1MΩ value at the comparators positive input. In other respects the loop and its performance are identical. Figure 19b uses the loop in a transformer based multi-output converter. Note that the fl oating secondaries allow a -12V output to be obtained with a positive voltage regulator.
Low Quiescent Current Micropower 1.5V to 5V Converter
Figure 20 extends our study of low quiescent current converters into the low voltage, micropower domain. In some circumstances, due to space or reliability considerations, it is preferable to operate circuitry from a single 1.5V cell. This eliminates almost all ICs as design candidates. Although it is possible to design circuitry which runs directly from a single cell (see LTC 1.5V cell to a 5V output with only 125μA quiescent current. Oscillator C1A's output is a 2kHz square wave (Trace D, Figure 21 ). The confi guration is conventional, except that the biasing accommodates the narrow common mode range dictated by the 1.5V supply. To maintain low power, C1A's integrating capacitor is small, with only 50mV of swing. The parallel connected sides of C2 drive L1. When the 5V output (Trace A) coasts down far enough C1B goes low (Trace B), pulling both C2 positive inputs close to ground. C1A's clock now appears at the paralleled C2 outputs (Trace C), forcing energy into L1. The paralleled outputs minimize saturation losses. L1's fl yback pulses, rectifi ed and stored in the 47μF capacitor, form the circuits DC output. C1B on-off modulates C2 at whatever duty cycle is required to maintain the circuits 5V output. The LT1004 is the reference, with the resistor divider at C1B's positive input setting the output voltage. Schottky clamping of C2's outputs prevents negative going overdrives due to parasitic L1 behavior. The 1.2V LT1004 reference biasing is bootstrapped to the 5V output, permitting circuit operation down to 1.1V. A 10M bleed to supply ensures start-up. The 1M resistors divide down the 1.2V reference, keeping C1B inside common mode limits. C1B's positive feedback RC pair sets about 100mV hysteresis and the 22pF unit suppresses high frequency oscillation.
The micropower comparators and very low duty cycles at light load minimize quiescent current. The 125μA fi gure noted is quite close to the LT1017's steady-state currents. As load increases the duty cycle rises to meet the demand, requiring more battery power. Decrease in battery voltage produces similar behavior. Figure 22 plots available output current versus battery voltage. Predictably, the highest power is available with a fresh cell (e.g., 1.5V to 1.6V), although regulation is maintained down to 1.15V for 250μA loading. The plot shows that the test circuit continued to regulate below this point, but this cannot be relied on in practice (LT1017 V MIN = 1.15V). The low supply voltage makes saturation and other losses in this circuit diffi cult to control. As such, effi ciency is about 50%. 
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The optional connection in Figure 20 (shown in dashed lines) takes advantage of the transformers fl oating secondary to furnish a -5V output. Drive circuitry is identical, but C1B is rearranged as a current summing comparator. The LT1004's bootstrapped positive bias is supplied by L1's primary fl yback spikes.
200mA Output 1.5V to 5V Converter
Although useful, the preceding circuit is limited to low power operation. Some 1.5V powered systems (survival 2-way radios, remote, transducer fed data acquisition systems, etc.) require much more power. Figure 23 's design supplies a 5V output with 200mA capacity. Some sacrifi ce in quiescent current is made in this circuit. This is predicated on the assumption that it operates continuously at high power. If lowest quiescent current is necessary the technique detailed back in Figure 12 is applicable.
The circuit is essentially a fl yback regulator, similar to Figure 11 . The LT1070's low saturation losses and ease of use permit high power operation and design simplicity. Unfortunately, this device has a 3V minimum supply requirement. Bootstrapping its supply pin from the 5V output is possible, but requires some form of start-up mechanism. Dual comparator C1 and the transistors form a start-up loop. When power is applied C1A oscillates (Trace A, Figure 24 ) at 5kHz. Q1 biases, driving Q2's base hard. Q2's collector (Trace B) pumps L1, causing voltage step-up fl yback events. These events are rectifi ed and stored in the 500μF capacitor, producing the circuit's DC output. C1B is set up so it (Trace C) goes low when circuit 
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an32f output crosses about 4.5V. When this occurs C1A's integration capacitor is pulled low, stopping it from oscillating. Under these conditions Q2 can no longer drive L1, but the LT1070 can. This behavior is observable at the LT1070's V SW pin (the junction of L1, Q2's collector and the LT1070), Trace D. When the start-up circuit goes off, the LT1070 V IN pin has adequate supply voltage and it begins operation. This occurs at the 4th vertical division of the photograph. There is some overlap between start-up loop turn-off and LT1070 turn-on, but it has no detrimental effect. Once the circuit is running it functions similarly to Figure 11 .
The start-up loop must be carefully designed to function over a wide range of loads and battery voltages. Start-up currents exceed 1 ampere, necessitating attention to Q2's saturation and drive characteristics. The worst case is a nearly depleted battery and heavy output loading. Figure 25 shows circuit output starting into a 100mA load at V BATTERY = 1.2V. The sequence is clean, and the LT1070 takes over at the appropriate point. In Figure 26 , loading is increased to 200mA. Start-up slope decreases, but starting still occurs. The abrupt slope increase (6th vertical division) is due to overlapping operation of the start-up loop and the LT1070. 
HIGH EFFICIENCY CONVERTERS High Effi ciency 12V to 5V Converter
Effi ciency is sometimes a prime concern in DC/DC converter design (see Appendix E, "Optimizing Converters for Effi ciency"). In particular, small portable computers frequently use a 12V primary supply which must be converted down to 5V. A 12V battery is attractive because it offers long life when all trade-offs and sources of loss are considered. Figure 32 achieves 90% effi ciency. This circuit can be recognized as a positive buck converter. Transistor Q1 serves as the pass element. The catch diode is replaced with a synchronous rectifi er, Q2, for improved effi ciency. The input supply is nominally 12V but can vary from 9.5V to 14.5V. Power losses are minimized by utilizing low source-to-drain resistance, 0.028Ω, NMOS transistors for the catch diode and pass element. The inductor, Pulse Engineering PE-92210K, is made from a low loss core material which squeezes a little more effi ciency out of the circuit. Also, keeping the current sense threshold voltage low minimizes the power lost in the current limit circuit. Figure 33 shows the operating waveforms. Q5 drives the synchronous rectifi er, Q2, when the V SW pin (Trace A) is turned "off". Q2 is turned off through D1 and D2 when the V SW pin is "on". To turn on Q1, the gate (Trace B) must be driven above the input voltage. This is accomplished by bootstrapping the capacitor, C1, off the drain of Q2 (Trace C). C1 charges up through D1 when Q2 is turned on. When Q2 is turned off, Q3 is able to conduct, providing a path for C1 to turn Q1 on. During this time, current fl ows through Q1 (Trace D) through the inductor (Trace E) and into the load. To turn Q1 off, the V SW pin must be "off". Q5 is now able to turn on Q4 and the gate of Q1 is pulled low through D3 and the 50Ω resistor. This resistor is used to reduce the voltage noise generated by fast switching characteristics of Q1. When Q2 is conducting (Trace F), Q1 must be off. The effi ciency will be decreased if both transistors are conducting at the same time. The 220Ω Figure 36 ) pulses L1's primary, producing identical waveforms at the fl oating power and fl ux sensing secondaries (Traces B and C). Feedback occurs from the fl ux sense winding via the diode and capacitive fi lter. The 1k resistor provides a bleed current, while the 3.4k-1.07k divider sets output voltage. The diode partially compensates the diode in the power output winding, resulting in an overall temperature coeffi cient of about 100ppm/°C. The oversize diode aids effi ciency, although signifi cant improvement (e.g., 5% to 10%) is possible if synchronous rectifi cation is employed, as in Figure 32 . The primary damper network is unremarkable, although the 2k-0.1μF network has been added to suppress excessive ringing at low output current. This ringing is not deleterious to circuit operation, and the network is optional. Below about 10% loading non-ideal transformer behavior introduces signifi cant regulation error. Regulation stays within ±100mV from 10% to 100% of output rating, with excursion exceeding 900mV at no load. Figure 37 's circuit trades away isolation for tight regulation with no output loading restrictions. Effi ciency is the same. Here the "top" of the inductor is at ground and the LT1072's ground pin at -V. The feedback pin senses with respect to the ground pin, so a level shift is required from the 5V output. Q2 serves this purpose, introducing only -2mV/°C drift. This is normally not objectionable in a logic supply. It can be compensated with the optional appropriately scaled diode-resistor shown in Figure 38 .
Frequency compensation uses an RC damper at the V C pin. The 68V Zener is a type designed to clamp and absorb excessive line transients which might otherwise damage the LT1072 (V SW maximum voltage is 75V) Figure 39 shows operating waveforms at the V SW pin. AN29-21 an32f fl owing through it. This is not an ideal transformer so not all of the primary windings energy is coupled into the secondary. The energy left in the primary winding causes the overvoltage spikes seen on the V SW pin (Trace E). This phenomenon is modeled by a leakage inductance term which is placed in series with the primary winding. When the switch is turned "off" current continues to fl ow in the inductor causing the snubber diode to conduct (Trace F). The snubber diode current falls to zero as the inductor loses its energy. The snubber network clamps the voltage spike. When the snubber diode current reaches zero, the V SW pin voltage settles to a potential related to the turns ratio, output voltage and input voltage. 4 The feedback pin senses with respect to ground, so Q1 through Q3 provides the level shift from the -5V output. Q1 introduces a -2mV/°C drift to the circuit. This effect can be compensated by a circuit similar to the one shown in Figure 38 . Line regulation is degraded due to Q3's output impedance. If this is a problem, an op amp must be used to perform the level shift (see AN19, Figure 29 ). Figure 42 is another example of a positive buck converter. This is a simpler version compared to the synchronous switch buck, Figure 32 . However, effi ciency isn't as high (see Figure 34) . If the PMOS transistor is replaced with a Darlington PNP transistor (shown in dashed lines) effi ciency decreases further. Figure 43a shows the operating waveforms for this circuit. The pass transistor's (Q1) drive scheme is similar to the one shown in Figure 32 . During the V SW (Trace A) "on" time, the gate of the pass transistor is pulled down through D1. This forces Q1 to saturate. Trace B is the voltage seen on the drain of Q1 and Trace C is the current passing through Q1. The supply current fl ows through the inductor (Trace D) and into the load. During this time energy is being stored in the inductor. When voltage is applied to the inductor, current does not instantly rise. As the magnetic fi eld builds up, the current builds. This is seen in the inductor current waveform (Trace D). When the V SW pin is "off," Q2 is able to conduct and turns Q1 off. Current can no longer fl ow through Q1, instead D2 is conducting (Trace E). During this period some of the energy stored in the inductor will be transferred to the load. Current will be generated from the inductor as long as there is any energy in it. This can be seen in Figure 43a . This is known as continuous mode operation. If the inductor is completely discharged, no current will be generated (see Figure 43b ). When this happens neither switch, Q1 or D2, is conducting. The inductor looks like a short and the voltage on the cathode of D2 will settle to the output voltage. These "boingies" can be seen in Trace B of Figure 43b . This is known as discontinuous mode operation. Higher input voltages can be handled with the gate-source Zener clamped by D2. The 400 milliwatt Zener's current must be rescaled by adjusting the 50Ω value. Maximum gate-source voltage is 20V. The circuit will function up to 35V IN . At inputs beyond 35V all semiconductor breakdown voltages must be considered. 
Wide Range Input Positive Buck Converter
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Buck-Boost Converter
The buck boost topology is useful when the input voltage can either be higher or lower than the output. In this example, Figure 44 , this is accomplished with a single inductor instead of a transformer, as in Figure 40 (optional). However, the input voltage range only extends down to 15V and can reach to 35V. If the maximum 1.25A switch current rating of the LT1072 is exceeded an LT1071 or LT1070 can be used instead. At high power levels package thermal characteristics should be considered.
The operation of the circuit is similar to the positive buck converter, Figure 42 . The gate drive to the pass transistor is derived the same way except the gate-source voltage is clamped. Remember, the gate-source maximum voltage rating is specifi ed at ±20V. Figure 45 shows the operating waveforms. When the V SW pin is "on" (Trace A), the pass transistor, Q1, is saturated. The gate voltage (Trace B) is clamped by the Zener diode. Trace C is the voltage on the drain of Q1 and Trace D is the current through it. This is where the similarities between the two circuits end. Notice the inductor is pulled to within a diode drop, D2 above ground, instead of being tied to the output (see Figure 42 ). In this case, the inductor has the input voltage applied across it, except for a Vbe and saturation losses. D4 is reverse biased and blocks the output capacitor from discharging into the V SW pin. When the V SW pin is "off" Q1 and D2 cease to conduct. Since the current in the inductor (Trace E) continues to fl ow, D3 and D4 are forward biased and the energy in the inductor is transferred into the load. Trace F is the current through D3. Also, D2 keeps Q1 from staying on if the circuit is operating in buck mode. D1, on the other hand, blocks current from fl owing into the gate drive circuit when operating in boost mode. 
Wide Range Switching Pre-Regulated Linear Regulator
In a sense, linear regulators can be considered extraordinarily wide range DC/DC converters. They do not face the dynamic problems switching regulators encounter under varying ranges of input and output. Excess energy is simply dissipated at heat. This elegantly simplistic energy management mechanism pays dearly in terms of effi ciency and temperature rise. Figure 46 shows a way a linear regulator can more effi ciently control high power under widely varying input and output conditions.
The regulator is placed within a switched-mode loop that servo-controls the voltage across the regulator. In this arrangement the regulator functions normally while the switched-mode control loop maintains the voltage across it at a minimal value, regardless of line, load or output setting changes. Although this approach is not quite as effi cient as a classical switching regulator, it offers lower noise and the fast transient response of the linear regulator. The LT1083 functions in the conventional fashion, supplying a regulated output at 7.5A capacity. The remaining components form the switched-mode dissipation limiting control. This loop forces the potential across the LT1083 to equal the 1.8V value of V REF .
The opto-isolator furnishes a convenient way to single end the differentially sensed voltage across the LT1083. When the input of the regulator (Trace A, Figure 47 ) decays far enough, the LT1011 output (Trace B) switches low, turning on Q1 (Q1 collector is Trace C). This allows current fl ow (Trace D) from the circuit input into the 10,000μF capacitor, raising the regulator's input voltage.
When the regulator input rises far enough, the comparator goes high, Q1 cuts off and the capacitor ceases charging. The MR1122 damps the fl yback spike of the current limiting inductor. The 0.001μF-1M combination sets loop hysteresis at about 100mV P-P . This free-running oscillation control mode substantially reduces dissipation in the regulator, while preserving its performance. Despite changes in the input voltage, different regulated outputs or load shifts, the loop always ensures minimum dissipation in the regulator. 
AN29-26
an32f Figure 48 plots effi ciency at various operating points. Junction losses and the loop enforced 1.8V across the LT1083 are relatively small at high output voltages, resulting in good effi ciency. Low output voltages do not fare as well, but compare very favorably to the theoretical data for the LT1083 with no pre-regulator. At the higher theoretical dissipation levels the LT1083 will shut down, precluding practical operation.
HIGH VOLTAGE CONVERTERS High Voltage Converter-1000V OUT , Nonisolated
Photomultiplier tubes, ion generators, gas-based detectors, image intensifi ers and other applications need high voltages. Converters frequently supply these potentials. Generally, the limitation on high voltage is transformer insulation breakdown. A transformer is almost always used because a simple inductor forces excessive voltages on the semiconductor switch. Figure 49 's circuit, reminiscent of Figure 11 's basic fl yback confi guration, is a 15V to 1000V OUT converter. The LT1072 controls output by modulating the fl yback energy into L1, forcing its feedback (FB) pin to 1.23V (the internal reference value). In this example loop compensation is heavily overdamped by the V C pin capacitor. L1's damper network limits fl yback spikes within the V SW pin's 75V rating.
Fully Floating, 1000V OUT Converter
Figure 50 is similar to Figure 49 but features a fully fl oating output. This provision allows the output to be referenced off system ground, often desirable for noise or biasing reasons. Basic loop action is as before, except that the LT1072's internal error amplifi er and reference are replaced with galvanically isolated equivalents. Power for these components is bootstrapped from the output via source follower Q1 and its 2.2M ballast resistor. A1 and the LT1004, micropower components, minimize dissipation in Q1 and its ballast. Q1's gate bias, tapped from the output divider string, produces about 15V at its source. A1 compares the scaled divider output with the LT1004 reference. The error signal, A1's output, drives the opto-coupler. Photocurrent is kept low to save power. The opto-coupler output pulls down on the V C pin, closing a loop. Frequency compensation at the V C pin and A1 stabilizes the loop. Figure 50 's common mode breakdown limits are imposed by transformer and opto-coupler restrictions. Isolation amplifi ers, transducer measurement at high common mode voltages (e.g., winding temperature of a utility company transformer and ESD sensitive applications) require high breakdowns. Additionally, very precise fl oating measurements, such as signal conditioning for high impedance bridges, can require extremely low leakage to ground.
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20,000V CMV Breakdown Converter
Achieving high common mode voltage capability with minimal leakage requires a different approach. Magnetics is usually considered the only approach for isolated transfer of appreciable amounts of electrical energy. Transformer action is, however, achievable in the acoustic domain. Some ceramic materials will transfer electrical energy with galvanic isolation. Conventional magnetic transformers work on an electrical-magnetic-electrical basis using the magnetic domain for electrical isolation. The acoustic transformer uses an acoustic path to get isolation. The high voltage breakdown and low electrical conductance associated with ceramics surpasses isolation characteristics of magnetic approaches. Additionally, the acoustic transformer is simple. A pair of leads bonded to each end of the ceramic material forms the device. Insulation resistance exceeds 10 12 Ω, with primary-secondary capacitances of 1pF to 2pF. The material and its physical confi guration determine its resonant frequency. The device may be considered as a high Q resonator, similar to a quartz crystal. As such, drive circuitry excites the device in the positive feedback path of a wideband gain element. Unlike a crystal, drive circuitry is arranged to pass substantial current through the ceramic, maximizing power into the transformer. 
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SWITCHED-CAPACITOR BASED CONVERTERS
Inductors are used in converters because they can store energy. This stored magnetic energy, released and expressed in electrical terms, is the basis of converter operation. Inductors are not the only way to store energy with effi cient release expressed in electrical terms. Capacitors store charge (already an electrical quantity) and as such, can be used as the basis for DC/DC conversion. Figure 53 shows how simple a switched-capacitor based converter can be (the fundamentals of switched-capacitor based conversion are presented in Appendix B, "Switched-Capacitor Voltage Converters-How They Work"). The LT1054 provides clocked drive to charge C1. A second clock phase discharges C1 into C2. The internal switching is arranged so C1 is "fl ipped" during the discharge interval, producing a negative output at C2. Continuous clocking allows C2 to charge to the same absolute value as C1. Junction and other losses preclude ideal results, but performance is quite good. This circuit will convert V IN to -V OUT with losses shown in Figure 54 . Adding an external resistive divider allows regulated output (see Appendix B).
With some additional steering diodes this confi guration can effectively run "backwards" (Figure 55 ), converting a negative input to a positive output. Figure 58 , which converts a 5V input to 12V and -12V outputs. As might be expected output current capacity is traded for the voltage gain, although 25mA is still available. Figure 59 , another boost converter, employs a dedicated version of Figure 58 (the LT1026) to get regulated ±7V from a 6V input. The LT1026 generates unregulated ±11V rails from the 6V input with the LT1020 and associated components (again, purloined from Figure 8 ) producing regulation. Current and boost capacity are reduced from Figure 58 's levels, but the regulation and simplicity are noteworthy. Figure 60 combines the LT1054's clocked switched-capacitor charging with classical diode voltage multiplication, producing positive and negative outputs. At no load ±13V is available, falling to ±10V with each side supplying 10mA. Figure 61 shows a high power switched-capacitor converter with a 1A output capacity. Discrete devices permit high power operation.
High Power Switched-Capacitor Converter
The LTC1043 switched-capacitor building block provides non-overlapping complementary drive to the Q1-Q4 power MOSFETs. The MOSFETs are arranged so that C1 and C2 are alternately placed in series and then in parallel. During the series phase, the 12V supply current fl ows through both capacitors, charging them and furnishing load current. During the parallel phase, both capacitors deliver current to the load. Traces A and B, Figure 62 , are the LTC1043-supplied drives to Q3 and Q4, respectively. Q1 and Q2 receive similar drive from Pins 3 and 11. The diode-resistor networks provide additional non-overlapping drive characteristics, preventing simultaneous drive to the series-parallel phase switches. Normally, the output would be one-half of the supply voltage, but C1 and its associated components close a feedback loop, forcing the output to 5V. With the circuit in the series phase, the output (Trace C) heads rapidly positive. When the output exceeds 5V, C1 trips, forcing the LTC1043 oscillator pin (Trace D) high. This truncates the LTC1043's triangle wave oscillator cycle. The circuit is forced into the parallel phase and the output coasts down slowly until the next LTC1043 clock cycle begins. C1's output diode prevents the triangle down-slope from being affected and the 100pF capacitor provides sharp transitions. The loop regulates the output to Five volt logic supplies have been standard since the introduction of DTL logic over twenty years ago. Preceding and during DTL's infancy the modular amplifi er houses standardized on ±15V rails. As such, popular early monolithic amplifi ers also ran from ±15V rails (additional historical perspective on amplifi er power supplies appears in AN11's appended section, "Linear Power Supplies-Past, Present and Future"). The 5V supply offered process, speed and density advantages to digital ICs. The ±15V rails provided a wide signal processing range to the analog components. These disparate needs defi ned power supply requirements for mixed analog-digital systems at 5V and ±15V. In systems with large analog component populations the ±15V supply was and still is usually derived from the AC line. Such line derived ±15V power becomes distinctly undesirable in predominantly digital systems. The inconvenience, diffi culty and cost of distributing analog rails in heavily digital systems makes local generation attractive. 5V to ±15V DC/DC converters were developed to fi ll this need and have been with us for about as long as 5V logic. Figure A1 is a conceptual schematic of a typical converter. The 5V input is applied to a self-oscillating confi guration composed of transistors, a transformer and a biasing network. The transistors conduct out of phase, switching ( Figure A2 , Traces A and C are Q1's collector and base, while Traces B and D are Q2's collector and base) each time the transformer saturates. 5 Transformer saturation causes a quickly rising, high current to fl ow (Trace E). This current spike, picked up by the base drive winding, switches the transistors. Transformer current abruptly drops and then slowly rises until saturation again forces switching. This alternating operation sets transistor duty cycle at 50%. The transformers secondary is rectifi ed, fi ltered and regulated to produce the output.
This confi guration has a number of desirable features. The complementary high frequency (typically 20kHz) square wave drive makes effi cient use of the transformer and allows relatively small fi lter capacitors. The self-oscillating primary drive tends to collapse under overload, providing desirable short-circuit characteristics. The transistors switch in saturated mode, aiding effi ciency. This hard switching, combined with the transformer's deliberate saturation does, however, have a drawback. During the saturation interval a signifi cant, high frequency current spike is generated (again, Trace E). This spike causes noise to appear at the converter outputs (Trace F is the AC-coupled 15V output). Additionally, it pulls signifi cant current from the 5V supply. The converters input fi lter partially smooths the transient, but the 5V supply is usually so noisy the disturbance is acceptable. The spike at the output, typically 20mV high, is a more serious problem. Figure A3 is a time and amplitude expansion of Figure A2 's Traces B, E and F. It clearly shows the relationship between transformer current (Trace B, Figure A3 ), transistor collector voltage (Trace A, Figure A3 ) and the output spike (Trace C, Figure A3 ). As transformer current rises, the transistor starts coming out of saturation. When current rises high enough the circuit switches, causing the characteristic noise spike. This condition is exacerbated by the other transistors concurrent switching, causing both ends of the transformer to simultaneously conduct current to ground.
Selection of transistors, output fi lters and other techniques can reduce spike amplitude, but the converters inherent operation ensures noisy outputs.
This noisy operation can cause diffi culties in precision analog systems. IC power supply rejection at the high harmonic spike frequency is low, and analog system errors frequently result. A 12-bit SAR A-to-D converter is a good candidate for such spike-noise caused problems. Sampled data ICs such as switched capacitor fi lters and chopper amplifi ers often show apparent errors which are due to spike induced problems. "Simple" DC circuits can exhibit baffl ing "instabilities" which in reality are spike caused problems masquerading as DC shifts.
The drive scheme is also responsible for high quiescent current consumption. The base biasing always supplies full drive, ensuring transistor saturation under heavy loading but wasting power at lighter loads. Adaptive bias schemes will mitigate this problem, but increase complexity and almost never appear in converters of this type.
The noise problem is, however, the main drawback of this approach to 5V to ±15V conversion. Careful design, layout, fi ltering and shielding (for radiated noise) can reduce noise, but cannot eliminate it.
Some techniques can help these converters with the noise problem. Figure A4 uses a "bracket pulse" to warn the powered system when a noise pulse is about to occur. Ostensibly, noise sensitive operations are not carried out during the bracket pulse interval. The bracket pulse (Trace A, Figure A5 ) drives a delayed pulse generator which triggers (Trace B) the fl ip-fl op. The fl ip-fl op output biases the switching transistors (Q1 collector is Trace C). The output noise spike (Trace D) occurs within the bracket pulse interval. The clocked operation can also prevent transformer saturation, offering some additional noise reduction. This scheme works well, but presumes the powered system can tolerate periodic intervals where critical operations cannot take place.
In Figure A6 the electronic tables are turned. Here, the host system silences the converter when low noise is required. Traces B and C are base and collector drives for one transistor while Traces D and E show drive to the other device. The collector peaking is characteristic of saturating converter operation. Output noise appears on Trace F. Trace A's pulse gates off the converter's base bias, stopping switching. This occurs just past the 6th vertical division. With no switching, the output linear regulator sees the fi lter capacitor's pure DC and noise disappears. This arrangement also works nicely but assumes the control pulse can be conveniently generated by the system. It also requires larger fi lter capacitors to supply power during the low noise interval.
Other methods involve clock synchronization, timing skewing and other schemes which prevent noise spikes from coinciding with sensitive operations. While useful, none of these arrangements offer the fl exibility of the inherently noise free converters shown in the text.
APPENDIX B Switched Capacitor Voltage Converters-How They Work
To understand the theory of operation of switched capacitor converters, a review of a basic switched capacitor building block is helpful.
In Figure B1 , when the switch is in the left position, capacitor C1 will charge to voltage V1. The total charge on C1 will be Q1 = C1V1. The switch then moves to the right, discharging C1 to voltage V2. After this discharge time, the charge on C1 is Q2 = C1V2. Note that charge has been transferred from the source, V1, to the output, V2. The amount of charge transferred is:
If the switch is cycled f times per second, the charge transfer per unit time (i.e., current) is:
To obtain an equivalent resistance for the switchedcapacitor network we can rewrite this equation in terms of voltage and impedance equivalence: A new variable, R EQUIV , is defi ned such that R EQUIV = 1/fC1. Thus, the equivalent circuit for the switched-capacitor network is as shown in Figure B2 . The LT1054 and other switched-capacitor converters have the same switching action as the basic switched-capacitor building block. Even though this simplifi cation doesn't include fi nite switch on-resistance and output voltage ripple, it provides an intuitive feel for how the device works.
These simplifi ed circuits explain voltage loss as a function of frequency. As frequency is decreased, the output impedance will eventually be dominated by the 1/fC1 term and voltage losses will rise.
Note that losses also rise as frequency increases. This is caused by internal switching losses which occur due to some fi nite charge being lost on each switching cycle. This charge loss per-unit-cycle, when multiplied by the switching frequency, becomes a current loss. At high frequency this loss becomes signifi cant and voltage losses again rise.
The oscillators of practical converters are designed to run in the frequency band where voltage losses are at a minimum. Figure B3 shows the block diagram of the LT1054 switched-capacitor converter.
The LT1054 is a monolithic, bipolar, switched-capacitor voltage converter and regulator. It provides higher output current then previously available converters with signifi cantly lower voltage losses. An adaptive switch drive scheme optimizes effi ciency over a wide range of output currents. Total voltage loss at 100mA output current is typically 1.1V. This holds true over the full supply voltage range of 3.5V to 15V. Quiescent current is typically 2.5mA.
The LT1054 also provides regulation. By adding an external resistive divider, a regulated output can be obtained. This output will be regulated against changes in input voltage and output current. The LT1054 can also be shut down by grounding the feedback pin. Supply current in shutdown is less than 100μA.
The internal oscillator of the LT1054 runs at a nominal frequency of 25kHz. The oscillator pin can be used to adjust the switching frequency, or to externally synchronize the LT1054. 
Physiology of the LT1070
The LT1070 is a current mode switcher. This means that switch duty cycle is directly controlled by switch current rather than by output voltage. Referring to Figure C1 , the switch is turned on at the start of each oscillator cycle. It is turned off when switch current reaches a predetermined level. Control of output voltage is obtained by using the output of a voltage-sensing error amplifi er to set current trip level. This technique has several advantages. First, it has immediate response to input voltage variations, unlike ordinary switchers which have notoriously poor line transient response. Second, it reduces the 90° phase shift at mid-frequencies in the energy storage inductor. This greatly simplifi es closed-loop frequency compensation under widely varying input voltage or output load conditions. Finally, it allows simple pulse-by-pulse current limiting to provide maximum switch protection under output overload or short conditions. A low dropout internal regulator provides a 2.3V supply for all internal circuitry on the LT1070. This low dropout design allows input voltage to vary from 3V to 60V with virtually no change in device performance. A 40kHz oscillator is the basic clock for all internal timing. It turns on the output switch via the logic and driver circuitry. Special adaptive antisat circuitry detects onset of saturation in the power switch and adjusts driver current instantaneously to limit switch saturation. This minimizes driver dissipation and provides very rapid turn-off of the switch. 
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an32f it programs the LT1070 to disconnect the main error amplifi er output and connects the output of the fl yback amplifi er to the comparator input. The LT1070 will then regulate the value of the fl yback pulse with respect to the supply voltage. This fl yback pulse is directly proportional to output voltage in the traditional transformer-coupled fl yback topology regulator. By regulating the amplitude of the fl yback pulse the output voltage can be regulated with no direct connection between input and output. The output is fully fl oating up to the breakdown voltage of the transformer windings. Multiple fl oating outputs are easily obtained with additional windings. A special delay network inside the LT1070 ignores the leakage inductance spike at the leading edge of the fl yback pulse to improve output regulation.
The error signal developed at the comparator input is brought out externally. This pin (V C ) has four different functions. It is used for frequency compensation, current limit adjustment, soft-starting, and total regulator shutdown. During normal regulator operation this pin sits at a voltage between 0.9V (low output current) and 2.0V (high output current). The error amplifi ers are current output (g m ) types, so this voltage can be externally clamped for adjusting current limit. Likewise, a capacitor-coupled external clamp will provide soft-start. Switch duty cycle goes to zero if the V C pin is pulled to ground through a diode, placing the LT1070 in an idle mode. Pulling the V C pin below 0.15V causes total regulator shutdown with only 50μA supply current for shutdown circuitry biasing. For more details, see Linear Technology Application Note 19, Pages 4-8.
APPENDIX D Inductor Selection for Flyback Converters
A common problem area in DC/DC converter design is the inductor, and the most common diffi culty is saturation. An inductor is saturated when it cannot hold any more magnetic fl ux. As an inductor arrives at saturation it begins to look more resistive and less inductive. Under these conditions current fl ow is limited only by the inductor's DC copper resistance and the source capacity. This is why saturation often results in destructive failures.
While saturation is a prime concern, cost, heating, size, availability and desired performance are also signifi cant. Electromagnetic theory, although applicable to these issues, can be confusing, particularly to the non-specialist.
Practically speaking, an empirical approach is often a good way to address inductor selection. It permits real time analysis under actual circuit operating conditions using the ultimate simulator-a breadboard. If desired, inductor design theory can be used to augment or confi rm experimental results. Figure D1 shows a typical fl yback based converter utilizing the LT1070 switching regulator. A simple approach may be employed to determine the appropriate inductor. A very useful tool is the #845 inductor kit 6 shown in Figure D2 . This kit provides a broad range of inductors for evaluation in test circuits such as Figure D1 . CA 92112, 619-268-2400 Figure D3 was taken with a 450μH value, high core capacity inductor installed. Circuit operating conditions such as input voltage and loading are set at levels appropriate to the intended application. Trace A is the LT1070's V SW pin voltage while Trace B shows its current. When V SW pin voltage is low, inductor current fl ows. The high inductance means current rises relatively slowly, resulting in the shallow slope observed. Behavior is linear, indicating no saturation problems. In Figure D4 , a lower value unit with equivalent core characteristics is tried. Current rise is steeper, but saturation is not encountered. Figure D5 's selected inductance is still lower, although core characteristics are similar. Here, the current ramp is quite pronounced, but well controlled. Figure D6 brings some informative surprises. This high value unit, wound on a low capacity core, starts out well but heads rapidly into saturation, and is clearly unsuitable.
The described procedure narrows the inductor choice within a range of devices. Several were seen to produce acceptable electrical results, and the "best" unit can be further selected on the basis of cost, size, heating and other parameters. A standard device in the kit may suffi ce, or a derived version can be supplied by the manufacturer.
Using the standard products in the kit minimizes specifi cation uncertainties, accelerating the dialogue between user and inductor vendor. 
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APPENDIX E Optimizing Converters for Effi ciency
Squeezing the utmost effi ciency out of a converter is a complex, demanding design task. Effi ciency exceeding 80% to 85% requires some combination of fi nesse, witchcraft and just plain luck. Interaction of electrical and magnetic terms produces subtle effects which infl uence effi ciency. A detailed, generalized method for obtaining maximum converter effi ciency is not readily described but some guidelines are possible.
Losses fall into several loose categories including junction, ohmic, drive, switching and magnetic losses.
Semiconductor junctions produce losses. Diode drops increase with operating current and can be quite costly in low voltage output converters. A 700mV drop in a 5V output converter introduces more than 10% loss. Schottky devices will cut this nearly in half, but loss is still appreciable. Germanium (rarely used) is lower still, but switching losses negate the low DC drop at high speeds. In very low power converters Germanium's reverse leakage may be equally oppressive. Synchronously-switched rectifi cation is more complex, but can sometimes simulate a more effi cient diode (see text Figure 32 ). When evaluating such a scheme remember to include both AC and DC drive losses in effi ciency estimates. DC losses include base or gate current in addition to DC consumption in any driver stage. AC losses might include the effects of gate (or base) capacitance, transition region dissipation (the switch spends some time in its linear region) and power lost due to timing skew between drive and actual switch action.
Transistor saturation losses are also a signifi cant term. Channel and collector-emitter saturation losses become increasingly signifi cant as operating voltages decrease. The most obvious way to minimize these losses is to select low saturation components. In some cases this will work, but remember to include the drive losses (usually higher) for lower saturation devices in overall loss estimates. Actual losses caused by saturation effects and diode drops is sometimes diffi cult to ascertain. Changing duty cycles and time variant currents make determination tricky. One simple way to make relative loss judgements is to measure device temperature rise. Appropriate tools here include thermal probes and (at low voltages) the perhaps more readily available human fi nger. At lower power (e.g., less dissipation, even though loss percentage may be as great) this technique is less effective. Sometimes deliberately adding a known loss to the component in question and noting effi ciency change allows loss determination.
Ohmic losses in conductors are usually only signifi cant at higher currents. "Hidden" ohmic losses include socket and connector contact resistance and equivalent series resistance (ESR) in capacitors. ESR generally drops with capacitor value and rises with operating frequency, and should be specifi ed on the capacitor data sheet. Consider the copper resistance of inductive components. It is often necessary to evaluate trade-offs of an inductors copper resistance versus magnetic characteristics.
Drive losses were mentioned, and are important in obtaining effi ciency. MOSFET gate capacitance draws substantial AC drive current per cycle, implying higher average currents as frequency goes up. Bipolar devices have lower capacitance, but DC base current eats power. Large area devices may appear attractive for low saturation, but evaluate drive losses carefully. Usually, large area devices only make sense when operating at a signifi cant percentage of rated current. Drive stages should be thought out with respect to effi ciency. Class A type drives (e.g., resistive pull-up or pull-down) are simple and fast, but wasteful. Effi cient operation usually requires active source-sink combinations with minimal cross conduction and biasing losses.
Switching losses occur when devices spend signifi cant amounts of time in their linear region relative to operating frequency. At higher repetition rates transition times can become a substantial loss source. Device selection and drive techniques can minimize these losses.
Magnetics design also infl uences effi ciency. Design of inductive components is well beyond the scope of this appended section, but issues include core material selection, wire type, winding techniques, size, operating frequency, current levels, temperature and other issues. 
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Probes
For many measurements standard 1× and 10× scope probes are fi ne. In most cases the ground strap may be used, but low level measurements, particularly in the presence of wideband converter switching noise, should be taken with the shortest possible ground return. A variety of probe tip grounding accessories are available, and are usually supplied with good quality probes (see Figure F1) . In some cases, directly connecting the breadboard to the 'scope may be necessary ( Figure F2 ).
Wideband FET probes are not normally needed, but a moderate speed, high input impedance buffer probe is quite useful. Many converter circuits, especially micropower designs, require monitoring of high impedance nodes. The 10MΩ loading of standard 10× probes usually suffi ces, but sensitivity is traded away. 1× probes retain sensitivity, but introduce heavier loading. Figure F3 shows an almost absurdly simple, but useful, circuit which greatly aids probe loading problems. The LT1022 high speed FET op amp drives an LT1010 buffer. The LT1010's output allows cable and probe driving and also biases the circuit's input shield. This bootstraps the input capacitance, reducing its effect. DC and AC errors of this circuit are low enough for almost all converter work, with enough bandwidth for most circuits. Built into a small enclosure with its own power supply, it can be used ahead of a 'scope or DVM with good results. Pertinent specifi cations appear in the diagram. Figure F4 shows a simple probe fi lter which sets high and low bandwidth restrictions. This circuit, placed in series with the 'scope input, is useful for eliminating switching artifacts when observing circuit nodes.
An isolated probe allows fully fl oating measurements, even in the presence of high common mode voltages. It is often desirable to look across fl oating points in a circuit. The ability to directly observe an ungrounded transistor's saturation characteristics or monitor waveforms across a fl oating shunt makes this probe valuable. One probe, the Signal Acquisition Technologies, Inc. Model SL-10, has 10MHz bandwidth and 600V common mode capability.
Current probes are an indispensable tool in converter design. In many cases current waveforms contain more valuable information than voltage measurements. The clip-on types are quite convenient. Hall effect based versions respond down to DC, with bandwidths of 50MHz. Transformer types are faster, but roll off below several hundred cycles ( Figure F5 ). Both types have saturation limitations which, when exceeded, cause odd results on the CRT, confusing the unwary. The Tektronix P6042 (and the more recent AM503) Hall type and P6022/134 transformer based type give excellent results. The HewlettPackard 428B clip-on current probe responds from DC 
AN29-43
an32f to only 400Hz, but features 3% accuracy over a 100μA to 10A range. This instrument, useful for determining effi ciency and quiescent current, eliminates shunt caused measurement errors.
Oscilloscopes and Plug-Ins
The oscilloscope plug-in combination is an important choice. Converter work almost demands multi-trace capability. 
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an32f plug-ins, the 556 will display eight real time inputs. The independent triggering and time bases allow stable display of asynchronous events. Cross beam triggering is also available, and the CRT has exceptional trace clarity.
Two oscilloscope plug-in types merit special mention. At low level, a high sensitivity differential plug-in is indispensable. The Tektronix 1A7 and 7A22 feature 10μV sensitivity, although bandwidth is limited to 1MHz. The units also have selectable high and low pass fi lters and good high frequency common mode rejection. Tektronix types W, 1A5 and 7A13 are differential comparators. They have calibrated DC nulling ("slideback") sources, allowing observation of small, slowly moving events on top of common mode DC.
Voltmeters
Almost any DVM will suffi ce for converter work. It should have current measurement ranges and provision for battery operation. The battery operation allows fl oating measurements and eliminates possible ground loop errors. Additionally, a non-electronic (VOM) voltmeter (e.g., Simpson 260, Triplett 630) is a worthwhile addition to the converter design bench. Electronic voltmeters are occasionally disturbed by converter noise, producing erratic readings. A VOM contains no active circuitry, making it less susceptible to such effects. 
APPENDIX G The Magnetics Issue
Magnetics is probably the most formidable issue in converter design. Design and construction of suitable magnetics is a diffi cult task, particularly for the non-specialist. It is our experience that the majority of converter design problems are associated with magnetics requirements. This consideration is accented by the fact that most converters are employed by non-specialists. As a purveyor of switching power ICs we incur responsibility towards addressing the magnetics issue (our publicly spirited attitude is, admittedly, capitalistically infl uenced). As such, it is LTC's policy to use off-the-shelf magnetics in our circuits. In some cases, available magnetics serve a particular design. In other situations the magnetics have been specially designed, assigned a part number and made available as standard product. In these endeavors our magnetics supplier and partner is; Pulse Engineering, Inc. P .O. Box 12235 7250 Convoy Court San Diego, California 92112 619-268-2400
In many circumstances a standard product is suitable for production. Other cases may require modifi cations or changes which Pulse Engineering can provide. Hopefully, this approach serves the needs of all concerned. Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
APPENDIX H LT1533 Ultralow Noise Switching Regulator for High Voltage or High Current Applications
The LT1533 switching regulator 1, 2 achieves 100μV output noise by using closed-loop control around its output switches to tightly control switching transition time. Slowing down switch transitions eliminates high frequency harmonics, greatly reducing conducted and radiated noise.
The part's 30V, 1A output transistors limit available power. It is possible to exceed these limits while maintaining low noise performance by using suitably designed output stages.
High Voltage Input Regulator
The LT1533's IC process limits collector breakdown to 30V. A complicating factor is that the transformer causes the collectors to swing to twice the supply voltage. Thus, 15V represents the maximum allowable input supply. Many applications require higher voltage inputs; the circuit in Figure H1 uses a cascoded 3 output stage to achieve such high voltage capability. This 24V to 5V (V IN = 20V-50V) converter is reminiscent of previous LT1533 circuits, except for the presence of Q1 and Q2. 4 These devices, interposed between the IC and the transformer, constitute a cascoded high voltage stage. They provide voltage gain while isolating the IC from their large drain voltage swings.
Normally, high voltage cascodes are designed to simply supply voltage isolation. Cascoding the LT1533 presents special considerations because the transformer's instantaneous voltage and current information must be accurately transmitted, albeit at lower amplitude, to the LT1533. If this is not done, the regulator's slew-control loops will not function, causing a dramatic output noise increase. The AC-compensated resistor dividers associated with the Q1-Q2 gate-drain biasing serve this purpose, preventing transformer swings coupled via gate-channel capacitance from corrupting the cascode's waveform-transfer fidelity. Q3 and associated components provide a stable DC termination for the dividers while protecting the LT1533 from the high voltage input. Figure H2 shows that the resultant cascode response is faithful, even with 100V swings. Trace A is Q1's source; traces B and C are its gate and drain, respectively. Under these conditions, at 2A output, noise is inside 400μV peak. Figure H3 boosts the regulator's 1A output capability to over 5A. It does this with simple emitter followers (Q1-Q2). Theoretically, the followers preserve T1's voltage and current waveform information, permitting the LT1533's slew-control circuitry to function. In practice, the transistors must be relatively low beta types. At 3A collector current, their beta of 20 sources ≈150mA via the Q1-Q2 base paths, adequate for proper slew-loop operation. 5 The follower loss limits effi ciency to about 68%. Higher input voltages minimize follower-induced loss, permitting efficiencies in the low 70% range. Figure H4 shows noise performance. Ripple measures 4mV (Trace A) using a single LC section, with high frequency content just discernible. Adding the optional second LC section reduces ripple to below 100μV (trace B), and high frequency content is seen to be inside 180μV (note ×50 vertical scale-factor change). 
Current Boosting
